FPIC Modules

FPICST04-High Speed & Low Speed ADC User Manual

0 views October 30, 2026 rohith-s 0

1.Introduction #

The FPICST04-ADC is a high-performance ADC expansion module designed for FPGA development boards that support the FPIC (FPGA Peripheral Interface Connector) standard. The module provides a flexible and modular solution for integrating high-speed analog-to-digital conversion capabilities into FPGA-based data acquisition and signal processing systems.

The FPICST04-ADC module supports two ADC variants to address different sampling-rate requirements:

  • ADC3664 – High-Speed Variant(125 MSPS): Designed for high-speed data acquisition applications requiring higher sampling rates and increased data throughput.
  • ADC3661 – Low-Speed Variant(10 MSPS): Intended for applications with lower sampling-rate requirements while maintaining the flexibility of the same expansion module platform.

The module interfaces with the FPGA development board through the standardized FPIC connector, providing the necessary electrical connections for ADC data transfer, clocking, configuration, and control signals. This standardized interface enables compatibility with supported FPGA platforms without requiring board-specific modifications to the ADC module.

2.Applications #

  • High-speed analog data acquisition.
  • Real-time digital signal processing.
  • Analog waveform monitoring and analysis.
  • FPGA-based test and measurement systems.
  • Communication signal acquisition and processing.
  • Industrial sensor monitoring.
  • Continuous analog data logging.
  • FPGA-based embedded data acquisition systems.

3.Features #

  • Dual ADC Support: Accommodates ADC3664 (high-speed variant) and ADC3661 (low-speed variant).
  • FPIC ST Interface: Provides a standardized FPIC connector for interfacing with compatible FPGA boards.
  • Dual Analog Input Channels: Supports two independent analog input channels (CH-A and CH-B).
  • SMA Connectors: Provides dedicated SMA connectors for analog signal inputs.
  • LVDS Data Interface: Supports LVDS outputs for high-speed ADC data transfer to the FPGA.
  • SPI Configuration: Enables ADC configuration and control through the SPI interface.
  • Clock Generation: Incorporates the SI5340A clock generator for generating the required ADC sampling and digital clock signals.
  • I2C Interface: Provides I2C communication between the FPGA and the clock generator.
  • EEPROM Support: Includes an onboard EEPROM for module identification and configuration information.
  • Modular Design: Enables integration with compatible FPGA platforms through the standardized FPIC interface.

4.Functional Block Diagram #

5.Connection Diagram #

6.Connection Details #

SL No.SignalFPIC Pin LocationSignal Detail
1DCLK_PIO0_P/CLK0_PADC Data Clock+ → FPGA
2DCLK_NIO0_N/CLK0_NADC Data Clock- → FPGA
3FCLK_PIO1_P/CLK1_PADC Frame Clock+ → FPGA
4FCLK_NIO1_N/CLK1_NADC Frame Clock- → FPGA
5DA0_PIO2_PADC Channel A Data Lane 0+
6DA0_NIO2_NADC Channel A Data Lane 0-
7DA1_PIO3_PADC Channel A Data Lane 1+
8DA1_NIO3_NADC Channel A Data Lane 1-
9DB0_PIO4_PADC Channel B Data Lane 0+
10DB0_NIO4_NADC Channel B Data Lane 0-
11DB1_PIO5_PADC Channel B Data Lane 1+
12DB1_NIO5_NADC Channel B Data Lane 1-
13SDIOIO6_PADC SPI Data I/O
14SENIO6_NADC SPI Chip Select (CS)
15SCLKIO7_PADC SPI Clock
16SDIIO7_NADC SPI Data Input
17PDN/SYNCIO8_PADC Power-Down / Synchronization Control
18RESETIO8_NADC Reset Control
19CLOCK_SCLKIO9_PClock Generator I²C SCL
20CLOCK_SDA IO9_NClock Generator I²C SDA
21GA0GA0EEPROM Address Select GA0
22GA1GA1EEPROM Address Select GA1
23SCLSCLEEPROM I²C SCL
24SDASDAEEPROM I²C SDA

7.Technical Specification #

SL No.ParameterValueUnit
1Module NameFPICST04-High Speed & Low Speed ADC Module
2ADC SupportADC3664 / ADC3661
3ADC Channels2 (CH-A, CH-B)Channels
4Analog Input ConnectorSMA
5Connector StandardFPIC-ST
6ADC Data InterfaceLVDS
7ADC Configuration Interface
8Clock GeneratorSI5340A
9Clock Generator InterfaceI²C
10EEPROM24AA025E64T-I/SN
11EEPROM Capacity2Kbit

8.ADC Variant Specifications #

SL No.ParameterADC3664 (High-Speed)ADC3661 (Low-Speed)Unit
1ADC Resolution1416Bits
2Maximum Sampling Rate12510MSPS
3Number of Channels22Channels
4Digital Output InterfaceSerial LVDSSerial LVDS

9.Mechanical Dimensions #

10.Schematics #

11.FPICST04-ADC IO length details #

Help Guide Powered by Documentor
Suggest Edit