FPGA News

Introduction Designing and building a FPGA development board that has two BGA devices was challenging enough. But what came next did seem equally challenging to us in the beginning. That challenge was testing the functionality of DDR interface. We had no prior experience of successfully building a board with a DDR device. And those who […]

Continue Reading

Rohit at Technology Realm recently did a cool job of interfacing the Xilinx CPLD Breakout Board with a 16×2 LCD module. He used Chipmunk JTAG to download bitfile on to the CPLD. Thanks Rohit for sharing this excellent blog post. Read the complete blog post at his blog “Technology Realm“.

Continue Reading

Rohit Singh put together a nice tutorial on designing an 8 bit counter using VHDL. Complete article is available at http://technologyrealm.blogspot.in/2013/06/8-bit-binary-counter-using-vhdl-on.html

Continue Reading

Its been a while since we promised about a low cost JTAG hardware for hackers. Other priorities kept us away from working on this for a long time. At last, after a few days worth of coding and debugging, Chipmunk JTAG is now ready to roll. This is still a work in progress. There are […]

Continue Reading

We designed and published a Xilinx Spartan 6 based FPGA development board a few months ago and gave away a few bare PCBs as well. Since we didn’t have plans to make it a sellable product, it was sidelined for a while. But many readers did like the board and wanted to know if we […]

Continue Reading

We designed a CPLD breakout board many months ago based on Ian Lesnet’s CPLD breakout design. Like many other CPLD/FPGA platforms, you need a JTAG programmer/adapter to program the onboard CPLD. Many of the JTAG programmers out there that supports Xilinx CPLDs seems to cost a couple hundred dollars at a minimum. One of the […]

Continue Reading

For those who ordered Spartan 6 + ATSAM, here is the schematics and PCB layout. As mentioned earlier, this board is never assembled or tested. There are some known issues with the physical boards distributed. The SUSPEND pin of the FPGA is left floating, and may cause problems during configuration (this is fixed in the […]

Continue Reading

Its been almost a year since we completely switched to KiCad. It was a great experience working with KiCad. No schematic page limits, no board size limits, built in online DRC and what not. The online DRC feature itself making the switch worth because we are completely out the DRC->FIX ERROR->DRC… cycle in Eagle. Yeh, […]

Continue Reading